• 联系我们

    联系人:王小姐

    手机:18062095810

    电话:027-87538900

    传真:027-87538904

    邮箱:hexin@whhexin.com

    网址:www.whhexin.com

    地址:湖北省武汉市鲁巷华乐商务中心1006

    Product产品详细

  • 名称:
    必威注册_betway体育手机版_必威体育官网
    型号:
    S5GFP+DVI(DK-DEV-5SGXEA7N:K0117)
    规格:
    Stratix V GX FPGA 5SGXEA7K2F40C2N
    品牌:
    Terasic友晶科技
    价格:
    64050.00 元
    分享到:


    产品橱窗

    The Stratix V GX FPGA Video Development System fills the need for the highest bandwidth, best performance video applications. The kit features an extensive feature-set of memories, including DDR3, QDRII+, and RLDRAM II. The QSFP optical cage, PCIe x8 edge connectors, SDI, and gigabit Ethernet options allow for blazingly fast interfacing with peripherals.

    The DVI-HSMC daughter card part of the bundled package will allow developers to access high quality and high resolution video signals that can support resolution up to 1600x1200. A complete DVI video controller design with source code is provided.

    Terasic recognized for its strong design expertise in high-end video, imaging and multimedia products have made available a video development package that targets video processing development. The platform can also allow users to experience advanced image processing designs incorporating VIP (Altera’s Video and Image Processing Suite MegaCore Functions).


    产品规格

    Stratix V GX Video Development System

    Featured device:

  • Stratix V GX FPGA: 5SGXEA7K2F40C2N
  • Configuration, status, and setup elements

  • JTAG
  • On-board USB-BlasterTM II cable
  • Fast passive parallel (FPP) configuration via MAX® V device and flash memory
  • One reset config push button
  • One CPU reset push button
  • Two configuration push buttons
  • Clocks

  • 50-MHz, 125-MHz, 100-MHz, and 148.5-MHz programmable oscillators
  • SMA input (LVPECL)
  • General user input and output

  • 10/100/1000Mbps Ethernet PHY (SGMII) with RJ-45 (copper) connector
  • 16x2 character LCD
  • One 8-position dual in-line package (DIP) switch
  • Sixteen user LEDs
  • Three user push buttons
  • Memory devices

  • DDR3 SDRAM (1,152 MB, x72-bit wide)
  • QDR II+ SRAM (4.5 MB, 2-Mb x18-bit wide)
  • Footprint compatible to QDR II 4-Mb x18-bit wide
  • RLDRAM II (72-Mbyte CIO RLDRAM II with an 18-bit data bus)
  • Component and interfaces

  • PCIe x8 edge connector
  • Two HSMC connectors
  • SMB for serial digital interface (SDI) input and output
  • QSFP optical cage
  • 10/100/1000Mbps Ethernet PHY (SGMII) with RJ-45 (copper) connector
  • Power

  • Laptop DC input
  • PCIe edge connector
  • Nios® II processor web server and remote system update
  • Stratix V GX FPGA Development Board Block Diagram

    Terasic DVI-HSMC Card

    Digital Transmitter

  • One DVI transmitter with single transmitting port
  • Digital Visual Interface (DVI) Compliant
  • Supports resolutions from VGA to UXGA (25 MHz – 165 MHz Pixel Rates)
  • Universal Graphics Controller Interface
  • 12-Bit, Dual-Edge and 24-Bit, Single-Edge Input Modes
  • Adjustable 1.1 V to 1.8 V and Standard 3.3 V CMOS Input Signal Levels
  • Fully Differential and Single-Ended Input Clocking Modes
  • Standard Intel 12-Bit Digital Video Port Compatible as on Intel™ 81x Chipsets
  • Enhanced PLL Noise Immunity
  • On-Chip Regulators and Bypass Capacitors for Reducing System Costs
  • Enhanced Jitter Performance
  • No HSYNC Jitter Anomaly
  • Negligible Data-Dependent Jitter
  • Programmable Using I²C Serial Interface
  • Single 3.3-V Supply Operation
  • Digital Receiver

  • One DVI receiver with single receiving port
  • Supports UXGA Resolution (Output Pixel Rates Up to 165 MHz)
  • Digital Visual Interface (DVI) Specification Compliant
  • True-Color, 24 Bit/Pixel, 16.7M Colors at 1 or 2-Pixels Per Clock
  • Laser Trimmed Internal termination Resistors for Optimum Fixed Impedance Matching
  • 4x Over-Sampling
  • Reduced Ground Bounce Using Time Staggered Pixel Outputs
  • Lowest Noise and Best Power Dissipation Using TI PowerPAD™ Packaging
  • 组件配置


    包装内容

  • Loopback and debug HSMC cards
  • Power adapter and cables
  • Complete documentation
  • User guide
  • Reference manual
  • Board schematics and layout design files
  • GUI-based Board Test System
  • Includes complete Quartus II software projects with open source RTL
  • Board Update Portal
  • Includes complete Quartus II software projects with open source RTL
  • Quartus II design software, Development Kit Edition (DKE)
  • License to use full version of Quartus II software for one year

  • 上一篇:【TR5-Lite】TR5-Lite Stratix V GX FPGA开发套件

    下一篇:【DE3-150/DE3-260/DE3-340 】Altera DE3 高阶开发平台


    相关新闻RELATED NEWS

  • 首届InnovateFPGA创新大赛的全球总决赛
  • 2018 全球 FPGA 创新大赛 大中华区决赛深度报导
  • 2018 InnovateFPGA 全球创新设计大赛大中华区决赛 – 完美落幕, 学生创意惊艳全球!
  • 喜报!RIGOL总裁王悦入选国家“万人计划”
  • 西南交通大学与ALTERA公司EDA/SOPC联合实验室签约暨揭牌仪式
  • 相关产品RELATED PRODUCTS

    DE1-SoC-MTL2

    【DSP实验室】TI大...

    DE1-SoC-MTL2

    【泰克智能实验室...

    DE1-SoC-MTL2

    【必威注册智能实验室...

    DE1-SoC-MTL2

    北京必威注册Rigol MS...

    DE1-SoC-MTL2

    北京必威注册Rigol DG...

  • 官方微信